

May 2022

## DESCRIPTION

The HI-15850 is an ultra-low power CMOS dual transceiver designed to meet the requirements of the MIL-STD-1553 and MIL-STD-1760 specifications. The transmitter section of each bus takes complementary CMOS / TTL Manchester II bi-phase data and converts it to differential voltages suitable for driving the bus isolation transformer. Separate transmitter inhibit control signals are provided for each transmitter. The receiver section of the each bus converts the 1553 bus bi-phase analog signals to complementary CMOS / TTL data suitable for input to a Manchester decoder. Each bus has its own Receive Enable input, which forces both receive output signals to the bus idle state (logic "0") when disabled.

The device also features 1.8V, 2.5V and 3.3V compatible digital I/O, making it easier to interface with a broad range of FPGAs.

To reduce end-of-transmission residual voltage offset ("tail-off"), logic-level transmit signal inputs can be clocked-in to synchronize their rise/fall transitions. This compensates for timing mismatch or transmit signal path propagation differences caused by board layout.


When sub-optimal board design consistently presents tail-off magnitudes close to or exceeding mandatory limits, another unique option lets the user select a bus-specific level of digital tail-off compensation.

The HI-15850 also provides optional receiver output pulse extension. With traditional MIL-STD-1553 transceivers, low amplitude signals close to the receiver threshold can result in narrower RX/nRX pulses not detectable by some decoders. When this feature is enabled, RX/nRX output pulse widths remain above 180ns, greatly simplifying decoder design and improving receiver sensitivity.

## APPLICATIONS

- MIL-STD-1553 Terminals
- Flight Control and Monitoring
- Radar Systems
- ECCM Interfaces
- Stores Management
- Test Equipment
- Sensor Interfaces
- Instrumentation

## PIN CONFIGURATION



**48 Pin Plastic 6mm x 6mm  
Chip-Scale Package (QFN)**

## FEATURES

- Compliant to MIL-STD-1553A and B, MIL-STD-1760 and ARINC 708A
- 3.3V single supply operation
- 1.8V, 2.5V and 3.3V compatible digital I/O
- Tail-off compensation control.
- Receiver output pulse-width extension control
- Smallest transceiver footprint available in 6mm x 6mm 48-pin plastic chip-scale package (QFN)
- Input data synchronization

## PIN DESCRIPTIONS

PIN	SYMBOL	FUNCTION	DESCRIPTION
1	GND	power supply	Ground
2	VDDDB	power supply	+3.3 volt power for transceiver B
3	TXB	digital input	Transmitter B digital data input, non-inverted Internal pull-down resistor
4	$\overline{\text{TXB}}$	digital input	Transmitter B digital data input, inverted Internal pull-down resistor
5	TXINHB	digital input	Transmit inhibit, bus B. If high BUSBOUT, $\overline{\text{BUSBOUT}}$ disabled Internal pull-down resistor
6	RXENB	digital input	Receiver B enable. If low, forces RXB and $\overline{\text{RXB}}$ low Internal pull-up resistor
7	RXB	digital output	Receiver B output, non-inverted
8	$\overline{\text{RXB}}$	digital output	Receiver B output, inverted
9	GND	power supply	Ground
10	ENPEXTB	digital Input	Enable pulse extension for receiver B Internal pull-up resistor
11	VDDDB	power supply	+3.3 volt power for transceiver B
12	$\overline{\text{BUSBIN}}$	analog input	MIL-STD-1553 bus input B, negative signal
13	BUSBIN	analog input	MIL-STD-1553 bus input B, positive signal
14	VDDIO	power supply	Power for digital I/O. Supports 1.8V, 2.5V or 3.3V.
15	ENCLKB	digital input	Enable input synchronization for transmitter B Internal pull-down resistor
16	CLKB	digital input	Synchronization clock input for transmitter B Internal pull-down resistor
17	TOC1B	digital input	Tail-off adjust transmitter B. (See Table 2) Internal pull-down resistor
18	TOC0B	digital input	Tail-off adjust transmitter B. (See Table 2) Internal pull-down resistor
19	TOC0A	digital input	Tail-off adjust transmitter A. (See Table 2) Internal pull-down resistor
20	TOC1A	digital input	Tail-off adjust transmitter A. (See Table 2) Internal pull-down resistor
21	CLKA	digital input	Synchronization clock input for transmitter A Internal pull-down resistor
22	ENCLKA	digital input	Enable input synchronization for transmitter A Internal pull-down resistor
23	VDDIO	power supply	Power for digital I/O. Supports 1.8V, 2.5V or 3.3V.
24	$\overline{\text{BUSAIN}}$	analog input	MIL-STD-1553 bus input A, negative signal
25	BUSAIN	analog input	MIL-STD-1553 bus input A, positive signal
26	VDDA	power supply	+3.3 volt power for transceiver A
27	ENPEXTA	digital Input	Enable pulse extension for receiver A Internal pull-up resistor
28	GND	power supply	Ground
29	$\overline{\text{RXA}}$	digital output	Receiver A output, inverted
30	RXA	digital output	Receiver A output, non-inverted
31	RXENA	digital input	Receiver A enable. If low, forces RXA and $\overline{\text{RXA}}$ low Internal pull-up resistor
32	TXINH A	digital input	Transmit inhibit, bus A. If high BUSAOUT, $\overline{\text{BUSAOUT}}$ disabled Internal pull-down resistor
33	TXA	digital input	Transmitter A digital data input, non-inverted Internal pull-down resistor
34	$\overline{\text{TXA}}$	digital input	Transmitter A digital data input, inverted Internal pull-down resistor
35	VDDA	power supply	+3.3 volt power for transceiver A
36	GND	power supply	Ground
37	TOC2A	digital input	Tail-off adjust transmitter A. (See Table 2) Internal pull-down resistor
38	BUSAOUT	analog output	MIL-STD-1553 bus driver A, positive signal
39	$\overline{\text{BUSAOUT}}$	analog output	MIL-STD-1553 bus driver A, positive signal
40	VDDA	power supply	+3.3 volt power for transceiver A
41	$\overline{\text{BUSAOUT}}$	analog output	MIL-STD-1553 bus driver A, negative signal
42	$\overline{\text{BUSAOUT}}$	analog output	MIL-STD-1553 bus driver A, negative signal
43	BUSBOUT	analog output	MIL-STD-1553 bus driver B, positive signal
44	$\overline{\text{BUSBOUT}}$	analog output	MIL-STD-1553 bus driver B, positive signal
45	VDDDB	power supply	+3.3 volt power for transceiver B
46	$\overline{\text{BUSBOUT}}$	analog output	MIL-STD-1553 bus driver B, negative signal
47	$\overline{\text{BUSBOUT}}$	analog output	MIL-STD-1553 bus driver B, negative signal
48	TOC2B	digital input	Tail-off adjust transmitter B. (See Table 2) Internal pull-down resistor

Table 1. Pin Descriptions




Figure 1. Block Diagram

## FUNCTIONAL DESCRIPTION

The HI-15850 dual MIL-STD-1553 bus transceiver contains a differential voltage source driver and a differential analog bus receiver for each bus. It is designed for applications using a MIL-STD-1553B communications bus. The device generates a trapezoidal output waveform during transmission.

### TRANSMITTER

For each bus, data input to the HI-15850 transmitter is a pair of complementary CMOS inputs TXA and  $\overline{\text{TXA}}$  for Bus A, with a corresponding signal pair for Bus B. The transmitter accepts Manchester II bi-phase data and converts it to differential analog voltages on BUSAOUT and  $\overline{\text{BUSAOUT}}$ , or BUSBOUT and  $\overline{\text{BUSBOUT}}$ . The transceiver outputs are either direct- or transformer-coupled to the MIL-STD-1553 data bus. Both coupling methods produce a nominal voltage on the bus of 7.5 Volts peak to peak.

The transmitter is automatically inhibited and placed in the high impedance state when TXA and  $\overline{\text{TXA}}$  (or TXB and  $\overline{\text{TXB}}$ ) are both driven to the same logic state. A bus transmitter is also forced to the high impedance state when logic "1" is applied at the TXINHA (or TXINHB) transmit inhibit input, regardless of the TXA and  $\overline{\text{TXA}}$  (or TXB and  $\overline{\text{TXB}}$ ) input condition.

### TRANSMIT-INDUCED TAIL-OFF (OFFSET)

A prevalent concern when designing MIL-STD-1553 terminals goes by a number of names, including transmit "output symmetry", "tail-off" and "offset". This is a transmit-induced phenomenon that occurs on the bus following long transmissions, when one or more design or operating factors are less than ideal. Slight imbalances in the transmitted analog signal voltage cause accumulation of energy in the terminal's isolation transformer. When transmission ends and the transceiver bus interface goes to the Standby or receive mode, a temporary DC voltage is expressed on the bus. This "tail-off" voltage can have positive or negative polarity; it decays exponentially, often persisting for 10 to 20 $\mu$ s depending on magnitude. See Figure 2. Good positive/negative signal matching (or short message transmissions) result in low tail-off magnitude, while serious mismatch problems combined with long transmissions can cause the DC stub voltage to approach or exceed 0.25 V peak-peak.

Design and product use factors that influence tail-off include:

- the data patterns being transmitted. Some repeating data word values cause greater tail-off magnitude than random data or other repeating data patterns. For Holt transceivers, 32-word transmissions using repeating 0x0000 data usually give worst case tail-off magnitude
- timing skew for TX and  $\overline{\text{TX}}$  input signals generated by the encoder

- mismatched conductor length or impedance between encoder and transceiver drive signal inputs for TX and  $\overline{\text{TX}}$
- mismatched positive/negative drive voltage in the transceiver
- mismatched positive/negative rise and fall times in the transceiver
- poor signal path impedance matching between transceiver positive/negative drive output pins and the isolation transformer
- imbalance between positive/negative half-windings in the center-tapped isolation transformer.

Holt carefully designs its MIL-STD-1553 transceivers for symmetry and matched positive/negative drive characteristics to minimize transceiver contribution to tail-off. We strongly urge designers to prioritize system topology and layout so that MIL-STD-1553 bus interface characteristics are considered first. All too often, it seems like 1553 bus interface is a late consideration, resulting in marginal performance (or worse) and considerable time wasted on redesign.



Ideally, the isolation transformer is located close to the 1553 bus cable termination connector. The transceiver should be close to the transformer with matched signal path conductors. The Manchester II encoder (often implemented in FPGA or CPLD) should be close to the transceiver and uses Hardware Description Language (HDL) that carefully matches positive/negative time intervals and uses synchronous switching.

A design may deviate from ideal characteristics when circumstances prevail. Mismatch caused by layout deficiency often results in a consistent tail-off range for each bus, with message-to-message tail-off magnitude changes caused by message length and data differences. Bus A tail-off rarely matches Bus B. Sometimes the contribution from various factors cancels out, moving the tail-off voltage range for that bus closer to zero. Sometimes the various contributions conspire to raise average tail-off magnitude away from zero. Until now, designers had few options other than redesign when unacceptable tail-off occurred. The HI-15850 offers two optional provisions to minimize systemic tail-off occurrence, namely Input Data Synchronization and Bus Tail-off Adjustment. These are both described in the following sections.


# FUNCTIONAL DESCRIPTION (cont.)

Valid Transmit Command From Bus Controller to Terminal


The Remote Terminal Transmits Response: Status Word and Data Words



a) Ideal Waveform Has No Tail-off or Ringing



b) Exponentially-Decaying Positive Tail-off



c) Exponentially-Decaying Negative Tail-off

Figure 2. Transmit-induced Tail-off (Offset)

## FUNCTIONAL DESCRIPTION (cont.)

### INPUT DATA SYNCHRONIZATION

Timing skew between TX and  $\overline{\text{TX}}$  is a common cause of MIL-STD-1553 end-of-message tail-off (output symmetry). To align input signal edges, the HI-15850 offers optional TX and  $\overline{\text{TX}}$  input synchronization.


Using Bus A as an example ...

- When input pin ENCLKA is logic-1, rising edge-triggered flip-flops synchronize the logic-level TXA and  $\overline{\text{TXA}}$  transmit inputs. This minimizes timing error and resultant tail-off (output symmetry) distortion.
- Refer to Figures 2 and 3. If not clocked continuously between bus transmissions, the idle state for transceiver input CLKA is high. To transmit on the 1553 bus, the host FPGA launches Manchester-encoded TXA/ $\overline{\text{TXA}}$  data on each falling edge of CLKA and the HI-15850 latches the

incoming TXA/ $\overline{\text{TXA}}$  transmit data on the CLKA rising edge. Setup and hold times for the TXA/ $\overline{\text{TXA}}$  signals are 10ns each, relative to CLKA rising edge. For Figure 3 example, the CLKA frequency is 2.0 MHz, generated by the encoding FPGA.

- When ENCLKA = 0, the HI-15850 TXA and  $\overline{\text{TXA}}$  clocked input flip-flops are bypassed; the CLKA pin is ignored. The BUSAOUT and  $\overline{\text{BUSAOUT}}$  output signals directly follow the TXA and  $\overline{\text{TXA}}$  inputs.

Bus B synchronization uses a duplicate set of input pins ( $\overline{\text{ENCLKB}}$ , CLKB, TXB and  $\overline{\text{TXB}}$ ) to control BUSBOUT and  $\overline{\text{BUSBOUT}}$ .



- In this example, CLKA = 2.0 MHz and TX data refreshes every 500 ns.
1. TX data from FPGA should update on CLKA falling edge.
  2. TX data is clocked into HI-15850 on CLKA rising edge.
  3. Propagation delay to bus output not shown.

Figure 3. Transmit Signal Input Synchronization Option

# FUNCTIONAL DESCRIPTION (cont.)


## BUS TAIL-OFF ADJUSTMENT

A second provision affecting tail-off performance is output trimming. This method compensates drive characteristics when the HI-15850 drives mismatched signal path impedance between the positive/negative drive output pins and the isolation transformer. Bus A and Bus B each have 3 input pins, TOC[2:0], which present a 3-bit binary argument. Two of the 8 possible states provide zero compensation, and pull-downs force the 3 pins to 0-0-0, a zero compensation state if the TOC pins are left open. Three states provide small-medium-large compensation levels for positive-going tail-off while the three remaining states do the same for negative-going tail-off. Table 2 lists the TOC[2:0] codes and their nominal effect on offset for a transformer-coupled configuration. Figures 4 and 5 illustrate the effect of positive and negative compensation on tail-off. It is envisioned that this would be a one-time setup to compensate for board layout deficiencies that cause consistent tail-off trouble in the same direction. The circuit applies incredibly slight changes to transmitted signal rise time and fall time to achieve compensation. Very slight differences (<1ns) applied to all state changes in a long message have a surprising effect on tail-off level.

**NOTE:** The compensation values listed below are average values using 32-word messages measured across 6 data patterns (0x0000, 0xFFFF, 0x5555, 0xAAAA, 0x7FFF and 0x8000) in a laboratory test set-up. The applied tail-off shift is proportional to message length. It is recommended that the user evaluate each individual application before applying tail-off compensation.

TOC2	TOC1	TOC0	Tail-off / Offset Shift
0	0	0	0 mV (No correction)
0	0	1	+ 50 mV shift
0	1	0	+ 100 mV shift (for negative tail-off)
0	1	1	+ 150 mV shift
1	0	0	0 mV (No correction)
1	0	1	- 50 mV shift
1	1	0	- 100 mV shift (for positive tail-off)
1	1	1	- 150 mV shift

Table 2. TOC[2:0] codes




a) Uncompensated, TOC[2:0] = 000 or 100

b) TOC[2:0] = 001

c) TOC[2:0] = 010

Figure 4. Effect of Positive Compensation on Negative Tail-off (Offset)

## FUNCTIONAL DESCRIPTION (cont.)



a) Uncompensated, TOC[2:0] = 000 or 100

b) TOC[2:0] = 101

c) TOC[2:0] = 110

Figure 5. Effect of Negative Compensation on Positive Tail-off (Offset)

### RECEIVER

The receiver accepts bi-phase differential analog signals from the MIL-STD-1553 bus through the same direct- or transformer-coupled interface at the BUSAIN and  $\overline{\text{BUSAIN}}$  (or BUSBIN and  $\overline{\text{BUSBIN}}$ ) pins. The receiver differential input stage drives a filter and threshold comparator to produce CMOS data at the RXA and  $\overline{\text{RXA}}$  (or RXB and  $\overline{\text{RXB}}$ ) output pins. When the MIL-STD-1553 bus is idle and RXENA (or RXENB) receiver enable inputs are high, the corresponding RX and  $\overline{\text{RX}}$  output pins will be logic “0”.

Both receiver outputs are forced to the bus idle state (logic “0”) when RXENA or RXENB is low.

### RECEIVER OUTPUT PULSE EXTENSION

A unique feature of the HI-15850 is RX and  $\overline{\text{RX}}$  output pulse extension. When receiving differential signals near the MIL-STD-1553 minimum amplitude specification (860 mVpp when transformer-coupled), traditional transceivers produce narrow output pulses at RX and  $\overline{\text{RX}}$ , because the time that analog bus voltage exceeds the receiver threshold is much shorter than for a nominal or large amplitude bus voltage. The HI-15850 receiver pulse outputs can optionally be stretched so that any comparator pulse outputs from RX and  $\overline{\text{RX}}$  have a minimum pulse width of 180ns. This function is enabled by strapping the ENPEXT configuration pin high. When ENPEXT is low, the part reverts to traditional operation where RX and  $\overline{\text{RX}}$  output pulses reflect just the time that the analog bus voltage exceeds comparator threshold voltage.

**Warning:** Utilizing the receiver output pulse extension feature will improve receiver sensitivity, which degrades

noise immunity. Therefore, careful consideration should be given to enabling this feature in applications required to pass RT validation noise rejection test.

### MIL-STD-1553 BUS INTERFACE

A direct-coupled interface (see Figure 6) uses a 1:2.65 turns-ratio isolation transformer and two 55 ohm isolation resistors between the transformer and the bus. The primary center-tap of the isolation transformer must be connected to GND.

In a transformer-coupled interface (see Figure 6), the transceiver is connected to a 1:2.07 turns-ratio isolation transformer which is connected to the main bus using a 1:1.4 turns-ratio coupling transformer. The transformer coupled method also requires two coupling resistors equal to 75% of the bus characteristic impedance ( $Z_0$ ) between the coupling transformer and the bus.

Figure 7 and Figure 8 show test circuits for measuring electrical characteristics of both direct- and transformer-coupled interfaces respectively. (See electrical characteristics on the following pages).

### POWER SUPPLY SEQUENCING

The power supply sequencing of VDDA/VDDB versus VDDIO should be controlled to prevent large currents during turn-on and turn-off. The recommended sequence is VDDA/VDDB followed by VDDIO, always ensuring that VDDA/VDDB is the most positive supply within 1ms.








Figure 6. Bus Connection Example



**ABSOLUTE MAXIMUM RATINGS**

Supply voltage (VDD)	-0.3 V to +5 V
Logic input voltage range	-0.3 V dc to +3.6 V
Voltage at BUSA/B or $\overline{\text{BUSA/B}}$ pins	+/-7 V
Receiver differential voltage	50 Vp-p
Reflow Solder Temperature	260°C
Junction Temperature	175°C
Storage Temperature	-65°C to +150°C

**RECOMMENDED OPERATING CONDITIONS**

Supply Voltages	
VDD .....	3.3V... ±5%
Temperature Range	
Industrial .....	-40°C to +85°C
Hi-Temp .....	-55°C to +125°C

*NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.*

**DC ELECTRICAL CHARACTERISTICS**

VDD = 3.14 V to 3.46V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).


PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Transceiver Supply Voltage	VDD		3.14	3.30	3.46	V
Total Supply Current	Icc1	Not Transmitting		30	35	mA
	Icc2	Transmit one bus @ 50% duty cycle, 78.8Ω resistive load		310	330	mA
	Icc3	Transmit one bus @ 100% duty cycle, 78.8Ω resistive load		630	670	mA
Power Dissipation See Note 1 on next page	PD1	Not Transmitting		0.1	0.12	W
	PD2	Transmit one bus @ 100% duty cycle, 78.8Ω resistive load		0.89	1.0	W
Digital I/O Supply Voltage	VDDIO	1.8V Digital I/O	1.65	1.8	1.95	V
		2.5V Digital I/O	2.3	2.5	2.7	V
		3.3V Digital I/O	3.0	3.3	3.6	V
Digital I/O Supply Current	IvDDIO			15	mA	
Min. Input Voltage (High)	VIH	Digital inputs, VDDIO = VDD = 3.3V	70%			VDD
Max. Input Voltage (Low)	VIL	Digital inputs, VDDIO = VDD = 3.3V			30%	VDD
Min. Output Voltage (High)	VOH	Iout = -1.0mA, Digital outputs VDDIO = VDD = 3.3V	90%			VDD
Max. Output Voltage (Low)	VOL	Iout = 1.0mA, Digital outputs VDDIO = VDD = 3.3V			10%	VDD
Min. Input Voltage (High)	VIH	Digital inputs, VDDIO = 2.5V, VDD = 3.3V	1.7			V
Max. Input Voltage (Low)	VIL	Digital inputs, VDDIO = 2.5V, VDD = 3.3V			0.7	V
Min. Output Voltage (High)	VOH	Iout = -1.0mA, Digital outputs VDDIO = 2.5V, VDD = 3.3V	2.3			V
Max. Output Voltage (Low)	VOL	Iout = 1.0mA, Digital outputs VDDIO = 2.5V, VDD = 3.3V			0.2	V

## DC ELECTRICAL CHARACTERISTICS (cont.)


V<sub>DD</sub> = 3.14 V to 3.46V, GND = 0V, T<sub>A</sub> = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	
Min. Input Voltage (High)	V <sub>IH</sub>	Digital inputs, V <sub>DDIO</sub> = 1.8V, V <sub>DD</sub> = 3.3V	1.17			V	
Max. Input Voltage (Low)	V <sub>IL</sub>	Digital inputs, V <sub>DDIO</sub> = 1.8V, V <sub>DD</sub> = 3.3V			0.63	V	
Min. Output Voltage (High)	V <sub>OH</sub>	I <sub>OUT</sub> = -1.0mA, Digital outputs V <sub>DDIO</sub> = 1.8V, V <sub>DD</sub> = 3.3V	1.35			V	
Max. Output Voltage (Low)	V <sub>OL</sub>	I <sub>OUT</sub> = 1.0mA, Digital outputs V <sub>DDIO</sub> = 1.8V, V <sub>DD</sub> = 3.3V			0.45	V	
Input Current (High)	I <sub>IH</sub>	RXEN, ENPEXT, ENCLK	-50		20	μA	
Pull-Down Current (High)	I <sub>IHP</sub>	TX, $\overline{\text{TX}}$ , TXINH, TOC, CLK	10	20	50	μA	
Input Current (Low)	I <sub>IL</sub>	TX, $\overline{\text{TX}}$ , TXINH, ENCLK, TOC, CLK	-20			μA	
Pull-Up Current (Low)	I <sub>IUP</sub>	RXEN, ENPEXT	-50	-20	-10	μA	
<b>RECEIVER(Measured at Point "Ad" in Figure 7 unless otherwise specified)</b>							
Input resistance	R <sub>IN</sub>	Differential (at chip pins)	5			kOhm	
Input capacitance	C <sub>IN</sub>	Differential			5	pF	
Common mode rejection ratio	CMRR		40			dB	
Input common mode voltage	V <sub>ICM</sub>		-10.0		10.0	V-pk	
Threshold Voltage - Direct-coupled	Detect	V <sub>THD</sub>	1 MHz Sine Wave Measured at Point "Ad" in Figure 7 RXA/B, $\overline{\text{RXA/B}}$ pulse width >70 ns				
	No Detect	V <sub>THND</sub>					No pulse at RXA/B, $\overline{\text{RXA/B}}$
Theshold Voltage - Transformer-coupled	Detect	V <sub>THD</sub>	1 MHz Sine Wave Measured at Point "At" in Figure 8 RXA/B, $\overline{\text{RXA/B}}$ pulse width >70 ns				
	No Detect	V <sub>THND</sub>					No pulse at RXA/B, $\overline{\text{RXA/B}}$
<b>TRANSMITTER(Measured at Point "Ad" in Figure 7 unless otherwise specified)</b>							
Output Voltage	Direct coupled	V <sub>OUT</sub>	35 ohm load (Measured at Point "Ad" in Figure 7)	6.0		9.0	Vp-p
	Transformer coupled	V <sub>OUT</sub>	70 ohm load (Measured at Point "At" in Figure 8)	20.0		27.0	Vp-p
Output Noise		V <sub>ON</sub>	Differential, inhibited			10.0	mVp-p
Output Dynamic Offset Voltage	Direct coupled	V <sub>DYN</sub>	35 ohm load (Measured at Point "Ad" in Figure 7)	-90		90	mV
	Transformer coupled	V <sub>DYN</sub>	70 ohm load (Measured at Point "At" in Figure 8)	-250		250	mV
Output Capacitance		C <sub>OUT</sub>	1 MHz sine wave			15	pF

**Note 1:** While one bus continuously transmits, the power delivered by the 3.3V power supply is 3.3V × 630mA typical = 2.1W. Of this, 0.89W is dissipated in the device, the remainder (1.2W) in the load.



**Figure 7. Direct Coupled Test Circuit**



**Figure 8. Transformer Coupled Test Circuit**

## HEAT SINK

The HI-15850PCI/T/M uses a plastic chip-scale package (QFN). These packages include a metal heat sink located on the bottom surface of the device. This heat sink may be soldered down to the printed circuit board for optimum thermal dissipation. The heat sink is electrically isolated and may be soldered to any convenient power or ground plane.

## APPLICATIONS NOTE

Holt Applications Note AN-500 provides circuit design notes regarding the use of Holt's family of MIL-STD-1553 transceivers. Layout considerations, as well as recommended interface and protection components are included.

## AC ELECTRICAL CHARACTERISTICS

V<sub>DD</sub> = 3.14 V to 3.46 V, GND = 0V, T<sub>A</sub> = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>RECEIVER (Measured at Point "AT" in Figure 8 unless otherwise specified)</b>						
Receiver Delay	t <sub>DR</sub>	From input zero crossing to RXA/B or $\overline{RXA/B}$			450	ns
Receiver gap time ENPEXT = 0	t <sub>RG</sub>	Spacing between RXA/B and $\overline{RXA/B}$ pulses. 1 MHz sine wave applied at point "AT" Figure 8, amplitude range 0.86 Vp-p to 27.0Vp-p	70		365	ns
Receiver gap time ENPEXT = 1	t <sub>RG</sub>	Spacing between RXA/B and $\overline{RXA/B}$ pulses. 1 MHz sine wave applied at point "AT" Figure 8, amplitude range 0.86 Vp-p to 27.0Vp-p	180		200	ns
Receiver Enable Delay	t <sub>TREN</sub>	From RXENA/B rising or falling edge to RXA/B or $\overline{RXA/B}$			40	ns
<b>TRANSMITTER (Measured at Point "AT" in Figure 8)</b>						
Driver Delay	t <sub>DT</sub>	TXA/B, TXA/B to BUSA/BOU <sub>T</sub> , BUSA/BOU <sub>T</sub>			160	ns
Rise time	t <sub>r</sub>	70 ohm load	100	150	300	ns
Fall Time	t <sub>f</sub>	70 ohm load	100	150	300	ns
Inhibit Delay	t <sub>DI-H</sub>	Inhibited output			100	ns
	t <sub>DI-L</sub>	Active output			150	ns
Tx/ $\overline{Tx}$ data set-up time to CLK rising edge	t <sub>Tx-S</sub>	ENCLK pin enabled (high)	10			ns
Tx/ $\overline{Tx}$ data hold time after CLK rising edge	t <sub>Tx-H</sub>	ENCLK pin enabled (high)	10			ns

**ORDERING INFORMATION**

**HI - 15850 PC x F**

PART NUMBER	LEAD FINISH
F	NiPdAu (Pb-free RoHS compliant)

PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
I	-40°C TO +85°C	I	No
T	-55°C TO +125°C	T	No
M	-55°C TO +125°C	M	Yes

PART NUMBER	PACKAGE DESCRIPTION
PC	48 PIN PLASTIC CHIP-SCALE PACKAGE QFN (48PCS6)

**RECOMMENDED TRANSFORMERS**

The HI-15850 transceiver has been characterized for compliance with the electrical requirements of MIL-STD-1553 when used with the following transformers. Holt

recommends Premier Magnetics parts as offering the best combination of electrical performance, low cost and small footprint.

MANUFACTURER	PART NUMBER	APPLICATION	TURNS RATIO	DIMENSIONS
Premier Magnetics	PM-DB2779	Isolation	Dual 1:2.65 / 1:2.07	.675 x .400 x .185 inches
Premier Magnetics	PM-DB2702	Stub coupling	1:1.4	.625 x .625 x .250 inches


## REVISION HISTORY

Document	Rev.	Date	Description of Change
DS15850	New	03/04/2020	Initial Release.
	A	04/13/2022	Update supply current and power dissipation numbers in DC Electrical Characteristics. Add note on Power Supply Sequencing.
	B	05/12/2022	Add note regarding use of receiver output pulse extension feature.

**48-PIN PLASTIC CHIP-SCALE PACKAGE (QFN)**

*millimeters (inches)*

Package Type: 48PCS6



BSC = "Basic Spacing between Centers"  
is theoretical true position dimension and  
has no tolerance. (JEDEC Standard 95)